The past decades witness FLOPS (Floating-point Operations per Second), as an important computation-centric performance metric, guides computer architecture evolution, bridges hardware and software co-design, and provides quantitative performance number for system optimization. However, for emerging datacenter computing (in short, DC) workloads, such as internet services or big data analytics, previous work reports on the modern CPU architecture that the average proportion of floating-point instructions only takes 1% and the average FLOPS efficiency is only 0.1%, while the average CPU utilization is high as 63%. These contradicting performance numbers imply that FLOPS is inappropriate for evaluating DC computer systems. To address the above issue, we propose a new computation-centric metric BOPS (Basic OPerations per Second). In our definition, Basic Operations include all of arithmetic, logical, comparing and array addressing operations for integer and floating point. BOPS is the average number of BOPs (Basic OPerations) completed each second. To that end, we present a dwarf-based measuring tool to evaluate DC computer systems in terms of our new metrics. On the basis of BOPS, also we propose a new roofline performance model for DC computing.
Introduction
In the past decades, FLOPS (FLoating-point Operations Per Second) [10] is used to evaluate the performance of modern computer systems. FLOPS has led the computing technology progress not only limited to high performance computing (HPC) for many years [10] . As shown in Fig. 1 (Rmax is the number measured with HPL and Rpeak is is the theory number), the history witnesses that FLOPS defines the concrete R&D objectives and roadmaps (Gflops in the 1990, Tflops in the 2000, Pflops in the 2010, and Eflops in the 2020). For system and architecture community, a single metric like FLOPS is simple but powerful for exploring innovative system and architectures. First, FLOPS can be be calculated at the application's source code level, independent with the underlying system implementation, so it is fair to evaluate and compare different system and architecture implementations. Second, it can be calculated at different levels independently. For example, it can be calculated at software's binary code level and hardware's instruction level, respectively, so it facilitates co-design of systems and architecture. Last but not least, it helps people understand the performance ceiling of the computer systems, and hence guides system optimization.
To date, to perform big data and AI analytics or provide services, more and more organizations in the world build internal datacenters, or rent hosted datacenters. As a result, datacenter computing (DC in short) has become a new paradigm of computing. It seems that the fraction of DC has outweighed HPC in terms of market share. A natural question is what is metric for DC. Is it still the same FLOPS metric? Different from HPC, DC workloads have unique features. For example, it is reported that DC has very low ratio of floating point operations intensity, which is defined as the total floating point operations divided by total memory access bytes [23] . Our previous work [12] has performed comprehensive and hierarchical Top-Down analysis on big data and AI workloads from an architectural perspective. We found for typical DC workloads, the average floating point instructions ratio is only 1% and the average FLOPS efficiency is only 0.1%, while the average CPU utilization 1 is 63% and IPC (Instructions Per Cycle) is 1.3. These performance data implied that FLOPS is inappropriate in terms of measuring DC computer systems.
In practice, there are several user-perceivable metrics used to measuring application-specific systems, i.e., the number of simultaneous user sessions for SPECWEB [9] , the transactions per minute for TPC [1] , and input data processed per second for big data analytics [17] . However, there are two limitations of user-perceivable metrics. First, user-perceivable metrics can not been used to evaluate the efficiency of the computer systems, especially the performance efficiency of hardware platforms. Second, different user-perceivable metrics can not be compared together. For example, transactions per minute (TPM) and data per second processing capability (GB/S) can not used for apple-to-apple comparison.
In this paper, inspired by FLOPS and its measuring tool HPL [10] , we defined basic operations per second (in short BOPS), which covers the basic integer and floating point operations, to evaluate the DC computing system. The contributions are as follows:
First, we propose the computation-centric metrics for DC: the basic operation per second (in short BOPS). BOPS is the average number of BOPs (Basic OPerations) of a specific workload completed at each second, and BOPs of the workload include all of arithmetic, logical, comparing and array addressing operations for integer and floating point. BOPS covers both relevant integer and floating point operations (i.e., calculating for load/store/jump addresses, comparing operations, and arithmetic or logical operations).
Second, on the basis of big data and AI dwarfs [11] [12] , which are frequently-appearing units of computation, identified from typical datacenter application domains, we select a set of fundamental workloads as the measuring tool to report the BOPS numbers.
Third, we proposed a BOPS based Roofline model [25] , which we called DC Roofline, as the quantitative DC performance model for guiding system design and optimization. Through the experiments, we demonstrate that BOPS-based DC Roofline model indeed helps system design and optimization.
The remainder of the paper is organized as follows. Section 2 summarizes the related work. Section 3 states background and motivations. Section 4 defines BOPS and reports how to calculate it. Section 5 introduce BOPS-based DC Roofline model. Section 6 draws a conclusion.
Related Work
Related work is summarized from three perspectives: metrics, measuring tools, and performance models.
First, the metrics for evaluating computing system can be classified into two categories: one is the user-perceivable metric such as the metric of SPECCPU [2], the other is the computation centric metric such as FLOPS.
User-perceivable metrics can be classified into two categories: one is the metric for end-to-end system, and the other is the metric for the components of the system. The former examples include data processed per second for Sort benchmark [4] , simultaneous sessions for SPECWEB [9] , and transactions per second for TPC-C[1]. The latter example includes the SPECCPU score [2] for the CPU component, and the IOPS metric for the storage component.
FLOPS(FLoating-point Operations Per Second) is a metric of computer performance, especially in fields of scientific calculations that make heavy use of floating-point calculations [10] . The wide recognition of FLOPS indicates of the maturation of high performance computing.
Other computation-centric metrics include MIPS (Million Instructions Per Second) [14] and its variants. MIPS is defined as the number of million instructions the processor can execute per second. The main defect of MIPS is that it is architecture dependent. And there are also many evolutions from MIPS such as MWIPS and DMIPS [20] , which use synthetic workloads to evaluate the floating point operations and integer operations respectively, and they are also architecture-dependent metrics.
OPS(operations per second) [19] is defined as the 16-bit addition operations per second. And it only applies for digital processing and SoC systems. The definitions of OPS are extended later, i.e.g, OPSes of TPU [15] and Cambricon [16] . They are defined as the specific operations, such as the OPS of TPU is 8-bit matrix multiplication operations and the OPS of Cambricon is 16-bit integer operations.
Second, for different metrics, there are related measuring tools or benchmarking tools. The SPECCPU benchmark suite, SPECWEB benchmark suite, TPC-C benchmark suite, and Sort benchmark is the measuring tools for the user-perceivable metrics, introduced on the above, respectively. PARSEC [7] is a benchmark suite composed of multi-threaded programs, which used the wall clock time as the measuring metric. BigDataBench is a comprehensive big data and AI benchmark suite [12] . For the computation-centric metric, Whetstone [13] and Dhrystone [24] are the measuring tools for MWIPS and DMIPS metrics. HPL [10] is the micro-benchmark measuring the FLOPS number. Because of its sophisticated design (the proportion of the floating-point addition and multiplication in the HPL is 1:1 so as to fully utilize the FPU unit.) and the representativeness ( Dense linear algebraic equations in the HPL is a typical method for HPC), HPL is the benchmark used for TOP500 [3] .
Third, there are two categories of performance models: one is analytical model, which used stochastic/statistical analytical method to describe and predict the performance of systems, and the other is the bound model, which is relative simpler and only describe the performance bound or bottleneck of systems. Previous work [26] [21] [8] is the famous stochastic/statistical analytical models, which are used to predict the system performance. As distributed and parallel systems always have lots of uncertain behaviors, which makes it hard to build the accurate predict model. Instead, the bound and bottleneck analysis is more suitable. Amdahl's Law [6] is one of the famous performance bound model for the parallel processing computer systems. The Roofline model [25] is another famous performance bound model. The Roofline model adopts the FLOPS as the performance metric, and bases on the definition of operational intensity (OI), which is the total number of floating point instructions divided by the total number of bytes of memory access. The Roofline model gives an upper bound to the system performance.
Background and Motivations

Background
Moore's Law reveals that the number of cores per chip doubles approximately every two years. However, the diversity and complexity of modern datacenter workloads raise great challenges, and make it hard to identify the performance bottlenecks spanning multiple domains -algorithm, programming, compiling, system development, and architecture design. Qualitative performance analytics can guide the co-design of software and hardware, including performance metric, corresponding measuring or benchmarking tool and performance model. Among them, the metric is used to quantitatively evaluate the performance efficiency; The measuring tool is used to measure the number of the performance metrics; The model is to identify the bottlenecks and provide the optimization guidelines.
Computation-centric Metric
For system and architecture community, the computation-centric metrics, such as FLOPS, are fundamental yardsticks to reflect the running performance and gaps across different systems or architectures. The computation-centric metric can be calculated at the application's source code level, independent with the underlying system implementations. Also, it can be calculated at the software's binary code level and hardware instruction level, respectively. So it is effective for the co-design across different layers. Generally, the computation-centric metric has performance upper bound on specific architecture, according to the micro-architecture designs. For example, the theoretical FLOPS is computed by N um CPU * N um Core * F requenc y CPU * N um Doubl eO perationsP erC ycl e .
Measuring tool
Measuring tool is used to measure the systems and architectures using the metric number, and provide the gaps between the actual value with the theoretical one. The gaps are useful for understanding the performance bottlenecks and provide optimization guidelines. For example, HPL [10] is a measuring tool based on FLOPS, which has the equal proportions of floating-point additions and multiplications so as to fully utilize the FPU unit. Focusing on specific system or architecture, the actual FLOPS is obtained through running HPL benchmark. The FLOPS efficiency is calculated by (100% * (FLOPS R eal /FLOPS T hoer y )).
Roofline Model
Computation-centric metric is the foundation of the system performance model. Roofline model [25] is a famous system performance model based on FLOPS, which relates the performance and operational intensity of a given workload. Based on the definition of operational intensity (OI), which is the total number of floating-point instructions divided by the total number of bytes of memory access, the Roofline model gives an upper bound to the system performance. P = M in(P eak FLOPS , P eak M emor yBandwidth xOI) The formula represents that the peak performance of a workload on specific platform is limited by the processor's computing capacity and the memory bandwidth. Peak FLOPS and Peak Memory Bandwidth are the peak performance of the platform. To identify the bottleneck and guide the optimization, the ceilings -which imply the performance upper bounds for specific tuning settings -are added to the Roofline model, as shown in Fig. 2 as an example. 
Motivations
We comprehensively characterize the effectiveness of FLOPS and corresponding Roofline model on modern datacenter workloads. Considering the diversity and representativeness, We choose 19 workloads from BigDataBench 2.0 [23] , which covers a wide variety of application types and software stacks, including online service, offline/graph analytics, data warehouse, NoSQL. The details is shown on the Table. 1. Also, the experimental platforms are the same with Section 4.5.1, using Intel Xeon E5645 and Intel Atom D510. Note that we run all 19 workloads and report their average value on Table. 2  and Table. 3. Overall, we conclude the limitations of FLOPS and corresponding Roofline model respectively, in the following subsections.
The Limitation of FLOPS for DC
An effective metric for DC should not only truly reflect the performance gaps across different platforms (e.g. user-perceivable performance gaps), but also reflect the actual system utilization. For the sake of fair evaluation, we measure the effectiveness of FLOPS on DC from two perspectives: 1) Using FLOPS metric and HPL benchmark. 2) Using FLOPS metric and BigDataBench benchmark.
Using FLOPS Metric and HPL Benchmark for DC HPL [10] is a famous benchmark for HPC, and also a benchmark for Top500 Ranking[3]. We run HPL on two experimental platforms respectively. As shown on the Table. 2, the theoretical FLOPS is obtained according to their micro-architecture designs. E5645 is Westmere architecture, which equipped with fourissue and out-of-order pipeline. Its theoretical FLOPS is 57.6 GFLOPS. D510 is Pine Trail architecture, which is two-issue and in-order pipeline. Its theoretical FLOPS is 4.8 GFLOPS. The real FLOPS is obtained by running HPL benchmark. FLOPS efficiency is computed by (100% * (FLOPS R eal /FLOPS T hoer y )). A user-perceivable metric is used to measure the performance gaps across two platforms, which is computed as the input data size divided by the total processing time, averaging the results of 19 DC workloads in BigDataBench. From Table. 2, FLOPS metric can not reflect the user-perceivable performance gaps. The FLOPS gap between E5645 and D510 is far (12.2), however, the user-perceivable performance gap of DC workloads are not that far (only 7.4), for the reasons that DC workloads have a small percentage of floatingpoint operations. In conclusion, HPL benchmark has distinct behaviors with DC workloads, so that using FLOPS metric and HPL benchmark can not effectively evaluate DC computing. Table. 3 shows our experimental results. We find that in this condition, the FLOPS metric can reflect the user-perceivable performance gap of DC workloads, with the gap of 6.3 and 7.4, respectively. However, the FLOPS metric cannot reflect the actual system utilization. As seen in Table. 3, the average FLOPS efficiency of 19 DC workloads is only 0.16% on E5645 platform, while the average CPU utilization is 63% and IPC (Instructions Per Cycle) is 1.3. Hence, even with the DC workloads, the FLOPS metric still cannot reflect the actual system utilization, and thus make it hard to find the performance bottlenecks and give optimization guidelines. 
The Limitation of Roofline Model for DC
The Roofline model is a quantitative performance model based on the FLOPS metric, which is only applicable to floating-point calculations. We evaluate the feasibility of using the Roofline model proposed in [25] on DC optimization using five workloads from BigDataBench 2.0, on the Intel Xeon E5645 platform. They are Sort, Grep, WordCount, Bayes and Kmeans, implemented with MPI. The peak FLOPS of E5645 is 57.6 GFLOPS, and the peak memory bandwidth is 13.2 GB/s. We calculate the operation intensity for five workloads, with the average value only 0.05, as shown on the Table. 4. Thus, the bottleneck of all five workloads is memory access according to the model [25] . Then we increase the memory bandwidth through hardware pre-fetching. However, only Grep and WordCount gain significant performance improvements, which are 16% and 10%, respectively. For the other three, the average performance promotion is only 6%, which means memory access is not the bottleneck for all five workloads. Above all, the traditional Roofline model is not suitable for modern DC workloads, which have extremely low floating point operation intensity, and further gives misleading optimization guidelines. 
Requirements
We define the requirements from the following three perspectives. First, the metric should reflect the performance gaps between different systems. User-perceivable metrics can reflect the running performance. For example, data processed per second (GB/s) -which divides the input data size by total running time -is a user-perceivable metric and effectively reflect the data processing capability. Also, the computation-centric metric should preserve this characteristic and reflect the performance gap.
Second, the metric is the facility for hardware and software co-design. For the codesign of different layers of system stacks, i.e. application, OS and hardware level, computationcentric metric should support different level measurements, spanning source code, binary code, and hardware instruction level.
Third, the metric can reflect the quantitative performance upper bound on a specific system. Focusing on different system designs, the metric should be sensitive to design decisions and reflect theoretical performance upper bound. Then the gap between the actual and theoretical numbers is useful for understanding the performance bottlenecks and guiding the optimizations.
Fourth, it is convenient to build the measuring tools and ceiling performance model on the basis of metric. Based on the metric, we can construct corresponding measuring tools and performance model to guide the system tuning. For example, the Roofline model [25] , which relates performance and floating-point operational intensity of a given workload, is one of the famous performance model based on the FLOPS. For DC, the measurement tools and performance model are essential for evaluation and comparison.
BOPs Definition
The definition of BOPs is shown in Table. 5. All of the operations in Table. 5 are counted as 1 except for N-dimensional array addressing. Note that all operations are normalized to the 64 bits operation. For arithmetic or logical operations, the number of BOPs is counted according to the corresponding arithmetic or logical operation. For array addressing operations, we take one dimensional array P[i] as the example: load the value of P[i], indicating the addition of an i offset to the address location of P, so the number of BOPs increments by one. And it can also be applied to the calculation of multidimensional array. For comparing operations, we transform the operation to the subtraction operation, we take X <Y as the example, which can transform to X-Y <0, so the number of BOPs increments by one. Through the definition of BOPs, we can see that in comparison with the FLOPS, the BOPS concerns not only the floating-point operations, but also the integer operations. On the other hand, like the FLOPs, BOPs normalize all operations into 64-bit operations, and each operation is counted as 1 (regardless of the different delays with different operations in the real system). 
BOPS Measurements
BOPS is measured at the source code level and instruction level. From the micro-architecture level, the theoretical BOPS number is calculated by N um CPU * N um Core * F requenc y CPU * N um BOP sP erC ycl e , the workload's BOPS is obtained by BOP s W orkload /ExecutionT ime W orkload . In this subsection, we introduce how to measure BOPs from the source code level and instruction level.
Source code level measurement
We can get the BOPs from the source codes of the workload, and this method need some manual works (analyzing the source codes). As the below example, BOPs are not calculated in the first and second line because they are variable declarations. Line 3 consists of a loop command and two integer operations, corresponding BOPs = (1+1) * 100 = 200 for integer operations, while the loop command is not calculated; Line 5 consists of the array address operations and variable assignments: address assignment is counted as 100 * 1, while variable assignment is not calculated. In order to verify the reasonability of the above calculation, the binary code is presented as below, from which we can see that there are six operations: movq, addq, addq, movl, cmpq, jne. We count BOPs for addq, addq, movl. The binary code level measurement is in accordance with the source code level one. In the rest of this paper, we consistently adopt the source-code level measurement.
1 movq $0 , (%rax ) 2 addq $8 , %rax 3 cmpq %rdx , %rax 4 jne . L2 5 movl 664(% rsp ) , %eax 6 addq $688 , %rsp Another thing we need to take into consideration is the system built-in library function. For the calculation of the system-level function, such as Strcmp function, we implement the user-level function by ourself and then count the number of BOPs, which may result in small deviation in terms of the BOPS number. The implementation of Strcmp function is shown as below. 
Instruction level measurement
Source code or binary code level measurements need to analyze the code logic based on source codes, which is costly especially for complex system stacks (i.e., Hadoop system stacks). Instruction level measurement can avoid this high analysis cost and source code restriction. The instruction level measurement use the hardware performance counter to obtain BOPs. As different type of processors have different performance counter events, for convenience, we introduce an approximate but simple instruction level measurement method here. That is, to obtain the total number of instructions (ins), branch instructions (branch_ins), load instructions (load_ins) and store instructions (store_ins) through hardware performance counters. And the BOPs can be obtained approximately by the formula: ins − branch_ins − load_ins − store_ins. This approximate measurement method includes all integer instructions (from the BOPS definitions, there are not included all of the integer instructions). From our observation, the deviation of source code level measurement and our approximate instruction code level measurement, which is calculated with |1−BOPS A p proximateI nstruction /BOPS SourceCode |, is very small(not more than 0.08). Furthermore, as shown on the Fig. 3 , from our observations, most of the integer instructions (almost 99%) are included the BOPs definition, so the small deviation is reasonable. On the other hand, the FLOPs of HPL, using (2/3 * n 3 + 2 * n 2 + O(n)) floating-point operations, is also counted approximately. 
The BOPS Measuring Tools
HPL [10] is a measuring tool of FLOPS. For BOPS, we develop measuring tools consisting of a series of representative workloads, considering the diversity of DC workloads.
Big data dwarfs [11] are identified as the frequently-appearing units of computation among a majority of datacenter workloads, including Matrix, Sampling, Transform, Graph, Logic, Set, Sort and Basic Statistic computations. Moreover, a wide variety of datacenter workloads are composed of one or more dwarfs. Based on the eight dwarfs, we select a set of fundamental workloads from dwarfs to construct our BOPS measuring tools: Sort (sort computation), Naive Bayes (basic statistic computation) and WordCount (basic statistic computation). These tools can cover three types of workload types: IO intensive (Sort), CPU intensive (Naive Bayes) and hybrid (WordCount). 
Sort
The Sort workload can realize the sorting of an integer array of a specific scale, the sorting algorithm uses quick sort algorithm and the merge algorithm. The program is implemented with C++ and MPI.
WordCount
The WordCount workload implements the statistics of the words in a specified input text. For example, count the frequency of a word appearing in a 1GB text file in the format of txt. The program is implemented with C++ and MPI.
Bayes
The Bayes workload implements the classifying of a specified input text according to the learning model. For example, classifying the articles in a 1GB. txt file according to the subjects (politics, sports and entertainment, etc.) and the existing learning models. The program is implemented with C++ and MPI.
Evaluation
Experimental Platforms
We choose two typical platforms as the experimental platforms for DC physical platforms, and they are the Intel Xeon E5645 and Intel Atom D510. Intel Xeon E5645 is targets the high-end workstation, server system markets. It is designed for CPU-intensive workloads. E5645 has a TDP (Thermal Design Power) of 80W. It supports out-of-order execution and the four-wide instruction issue, both of which lead to a higher power consumption. The Xeon E5645 has six 2.4GHz cores per socket [7] , and each physical core supports two hardware threads. The E5645 processor has three level caches. The detail is shown on the Table. 8. Intel Atom D510 is based on the Intel Pine Trail architecture, each processor includes two cores with a base frequency of 1.66GHz and two hardware threads sharing a 1MB L2 cache. The in-order pipeline can issue two instructions every cycle, which lowers transistor count and reduces power consumption to yield a TDP of 13W. Intel Atom is targeted to embedded applications markets. Now it also adopted for datacenter for its low power and ultra high density. The detail is shown on the Table. 9. 
BOPS Vs. User-Perceivable metrics
We evaluates two Intel processors Xeon E5645 and Atom D510 with BOPS and the user-perceivable metric. The theoretical BOPS is obtained by the micro-architecture. The actual BOPS is calculated by the average of Sort, WordCount and Bayes. For example, for E5645, as shown on the Table. 11, the actual average BOPS of E5645 is 9.2 GBOPS. The user-perceivable is defined as the input data size divided by the total processing time. BOPS efficiency is (100% * (BOPS R eal Average /BOPS T hoer y )). In contrast to the result from Table. 2 that FLOPS metric cannot reflect the user-perceivable performance gaps (12.2 v.s. 7.4), BOPS can reflect the performance gaps between different platforms (6.5 v.s. 7.4), as shown in Table. 10. 
Scalability of BOPS for the DC Cluster
We use BOPS to measure the DC cluster through changing the node scale from one to four, also comparing with the user-perceivable metric. As shown on the Fig. 4 , we find that both the BOPS and the user-perceivable metrics increase with a larger-scale cluster. This implied that BOPS also suit for different cluster scales. 
Efficiency Evaluations for The Specific Processor Platform
We choose the Intel Xeon platform as the evaluation platform. For example, Sort tool is 529E9BOPs. We run the Sort measuring tool on the Xeon E5645 node and find that the execution time is 40 seconds. BOPS=529E9 (Total BOPs) ). We find that the BOPS efficiency on the Xeon E5645 node with Sort tool is 15% (13.2/86.4). As shown in table 11, the workload efficiencies of BOPS measuring tools are distributed from 6% to 15%, and the average value is 11%. 
BOPS for traditional workloads
We evaluate the traditional benchmarks with BOPS. As shown in the Table. 12, we chose HPL, Graph500 [22] and Stream [18] as the workloads. BOPS performance and efficiency of the workload are compared with those of the FLOPS metric. 
Discussion
Normalization
In terms of normalized calculations, different delays of different operations are not considered in the normalized calculations of basic operations, because delays can be extremely different in diverse micro-architecture platforms. For example, the delay of divisions on the Intel Xeon E5645 processors is about 7-12 cycles, while on the Intel Atom D510 processors, the delay can be reach up to 38 cycles [5] . Hence, considering the delays of normalization will lead to architecture-related issue.
The Efficiency of BOPS Measurement Tools
FLOPS with HPL can reach more than 80% of the system peak efficiency. While the BOPS efficiency is basically 11% of the system peak efficiency. The main reasons can be summarized as follows: 1) We calculate the theoretical BOPS considering SIMD characteristics. However, the measuring tools adopt none SIMD programming. In accordance with the SIMD efficiency (128-bit operation), the system efficiency will double theoretically. 2) Imbalance of operation instructions. For example, E5645 processor is equipped with three computing units (ALU or FPU) and each cycle can realize six BOPs operations on the condition that the application has made full use of the above-mentioned units. DC workloads fail to achieve a fairly high efficiency mainly because the implementation not fully benefit from system designs. In terms of the system efficiency, Intel Xeon E5645 and Intel Atom D510 are 11% and 10.9% respectively. The system efficiency can reach the same order of magnitude of the theoretical efficiency. Next section will prove that the efficiency is enough to support the quantitative analysis and optimization of big data systems based on the BOPS performance model. In the next section, we change the Sort of BOPS measuring tools from SISD to SIMD with SSE revised, the attainable performance is 28.2GBOPS, which is the 33% of the theoretical peak performance.
BOPS-based DC Roofline Model
DC Roofline Model
Based on the Roofline model, we proposed the DC Roofline model. The main idea of DC Roofline model is that the performance metric is BOPS. The definitions of DC Roofline model can be described as:
Definition 1: The Performance
We choose BOPS as the performance metric for DC Roofline.
Definition 2: Operation Intensity
Operation intensity in the DC Roofline is the ratio between the BOPS and memory bandwidth, which represents the basic operation times executed by unit byte of the memory access. The operation intensity of memory access (MI) represents the basic operation implemented for transmission of each memory access byte. The total number of bytes transferred (MQ) is the total number of swap bytes between the CPU and the memory. The total operation (BOPs) represents the total basic operation times. The operation intensity (OI BOPS ) could be obtained by the calculation formula as: OI BOPS = BOP s/MQ The total number of bytes transferred (MQ) is obtained through (total number of memory accesses * 64), and the total number of memory accesses is obtained through the hardware performance counter. BOPs is obtained through the measurement methods, which introduced in section 4.3.
Definition 3: The Attainable Performance
Attainable performance of the specific workload: The peak performance of the specific platform is Peak BOPS, the peak memory bandwidth is P eak M emor yBandwidth (Peak Memory Bandwidth). The actual operation intensities of the specific workload are OI BOPS (Operational Intensity). The actual performance (P) that could be acquired can be described as: P = min{P eak BOPS , P eak M emor yBandwidth * OI BOPS } The P eak BOPS can be obtained from the BOPS theoretical peak of the specific platform. The P eak M emor yBandwidth can be obtained from the result of the Stream [18] benchmark. Meanwhile, the actual bandwidths corresponding to different workloads are obtained through the formula: "bandwidth = (total number of memory accesses * 64) / (total execution time)", and the total number of memory accesses can be obtained through the hardware performance counter. The visualized DC Roofline model can be described as 
DC Roofline Usage
DC Roofline for the Intel Platform
For description the usage, we take the E5645 platform as an example, and workloads are the five MPI workloads of BigDatabench 2.0 too. Please note that the BOPS is the value that not performing any optimization (so it is different from the result of Table. 11). The peak BOPS of E5645 is 86.4GBOPS, and the peak memory bandwidth is 13.2GB/s. As shown on the Table. 13. The performance bottleneck of Sort, Bayes and Kmeans are the calculation, and that of the Grep and WordCount are the memory access. As shown on the Table. 4, the average operation intensity of the workloads is only 0.05, ranging from 0.002 to 0.2, thus the bottleneck of five workloads are all the memory access. On the other hand, The operation intensity of DC Roofline model is between 1.9 and 102, which resulted that the bottleneck descriptions are more reasonable. Optimization under the DC Roofline model From the Fig. 6 , we find that ILP, SIMD and pre-fetching is three common method for performance improvements. We will introduce these optimization methods one by one. Optimization with ILP As ILP (Instruction-level parallelism) optimization is the common method for the performance promotion, we improved the ILP through adding the compiling optimization option with -O2 (i.e., gcc -o2). As shown on the Optimization with Pre-fetching We improved the memory bandwidth through opening the pre-fetching switch option, and the peak memory bandwidth is from 13.2GB/s to 13.8GB/s. As shown on the Table. 15, the Grep and WordCount are improved significantly by 16% and 10% respectively. Improvements of Sort, Bayse and Kmeans are not obvious. The result corresponds with workloads analysis on the Table. 13. As the bottlenecks of Grep and WordCount are memory access, the pre-fetching promotion can improve the memory bandwidth performance. Optimization with SIMD Single-Instruction-Multiple-Data (SIMD) is the common method for the HPC performance promotion, which performs the same operation on multiple data simultaneously. Modern processors have 128-bit wide SIMD instructions at least (i.e., SSE, AVX, etc).
Since an SIMD instruction operates on pairs of adjacent operands, it has proved more efficient for HPC workloads. We also attempt the SIMD on the DC workloads, we change the Sort workload of BOPS measuring tools from SISD to SIMD through SSE revising. From the Fig. 7 , we can see that the Sort-SEE version can promote the 2.2X performance than that of the SISD version. Using the Sort-SEE. the attainable performance is 28.6GBOPS, which is the 33% of the theoretical peak performance. Optimization Summary As shown on the Fig. 8 , we can see that after ILP, SIMD and prefetching optimizations all of five workloads have the performance improvements. The BOPS of Sort is from 8.8 to 28.6, that of Grep is from 4.6 to 5.5, that of WordCount is from 3.8 to 5, that of Kmeans is from 5 to 11.3, and that of Bayes is from 5.1 to 9.3. 
DC Roofline across different platforms
We choose two typical platforms as the experiment platforms, which are the Intel Xeon E5645 (the detail is shown on the Table. 8) and Intel Atom D510 (the detail is shown on the Table. 9 ). Workloads are the five MPI workloads of BigDatabench 2.0 too. The peak memory bandwidth of E5645 is 13.8GB/s, and that of D510 is 2.3GB/s. Please note that the value in the Table. 16 is the optimization values using the DC Roofline model. As shown on the Table. 17 and Table. 16 , first, the operation intensity of E5645 is 1.1 to 56.5, and the operation intensity of D510 is 0.8 to 10.2. The same workload on different platforms has different bottlenecks, on the E5645 platform, Bayes and Kmeans are computational constraints, and other workloads are memory access constraints (the Sort in the Table. 16 is SSE_Sort); on D510, all of the workloads are memory accesses constraints. 
DC Roofline for Software Stacks
We take the E5645 platform as the experiments platform, and workloads are the five Hadoop workloads of BigDatabench 2.0 (Sort-H implied that it is the Hadoop version of Sort). As shown on the Table. 18, all of the Hadoop workloads' bottlenecks are memory access. 
Summary
The Roofline model is a quantitative performance model based on the FLOPS metric, which is only applicable to floating-point calculations and has been verified through our experiments. We propose a new computation-centric metric for DC computing -BOPS, and BOPS based DC Roofline model. Through the experiments, we demonstrate that BOPS based DC Roofline model can help system design and tuning, especially, for the Sort workload, we promote its performance with 2.2X under the guide of DC Roofline model.
Conclusion
In this paper, we propose a new computation-centric metric-BPOS for evaluating DC computer systems. BOPS is the average number of BOPs (Basic OPerations) of a specific workload completed each second, and BOPs include all of arithmetic, logical, comparing and array addressing operations for integer and floating point. On the basis of big data and AI dwarfs, which are frequently-appearing units of computation, identified from typical datacenter application domains, we select a set of fundamental workloads as the measuring tool to report the BOPS numbers. Finally, we proposed a BOPS based Roofline model [25] , which we called DC Roofline, as the quantitative DC performance model for guiding system design and optimization. Through the experiments, we demonstrate that BOPS-based DC Roofline model indeed helps system design and optimization.
